

Ares-2 (LAR-2)

Tigerlake-UP3 Schematics

Project Code : 4PD0LL010001
PCB(Raw Card) : 19837-1

2020-08-01


<i>DY</i>	<i>DUMMY</i>
<i>PCBID</i>	<i>PCB NO. control for SW</i>
<i>SKUID</i>	<i>CPU Type change for SW</i>
<i>MEM_ID</i>	<i>Memory ID for SW</i>
<i>DDR4_CTRL</i>	<i>SDP DDP setting</i>
<i>SDP/DDP</i>	<i>Select single DIE (SDP) Dual DIE(DDP)</i>
<i>APS/ISH/LPC/XDP</i>	<i>Debug Connectors</i>
<i>EMC</i>	<i>For EMC test request</i>
<i>NON_PSL/PSL</i>	<i>KBC PSL model control</i>
<i>CHARGER_HS/CHARGER_LS</i>	<i>Charger High/Low side MOSFET</i>
<i>VCCSA_HS/VCCSA_LS</i>	<i>VCCSA High/Low Side MOSFET</i>
<i>YOGA</i>	<i>YOGA model setting</i>
<i>ZZ</i>	<i>For Test Piont /Hole /ShortPad</i>

LAR-2

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title COVER PAGE			
Size A4	Document Number ARES-2		Rev 1
Date: Thursday, August 06, 2020		Sheet 1 of	106

Ares-2 Tigerlake-UP3 Block Diagram

Project Code: 4PD0LL010001
PCB(Raw Card): 19837-SB



External Connector/Socket
Internal Connector/Socket
Internal Switch

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating	Size
10KR3	10K Ohm	If no letter, it means J: 5%	0402 => 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size
SCD1U10V2MX-1	0.1uF	M/XSR	10V	0402
SC10U6D3V5MX	10uF	M/XSR	6.3V	0805
SCD2U16V5ZY	2.2uF	Z/Y5V	16V	0805

DESCRIPTION

BOM control parts :
TEXT with PURPLE color near part reference

BOM control name
Part reference
Symbol name

PCB Layer Stackup

8 Layers FR4 (8-1.0-15L)
L1: Component (TOP)
L2: Signal / GND / POWER
L3: Signal / GND / POWER
L4: Signal / GND / POWER
L5: Signal / GND / POWER
L6: Signal
L7: GND / POWER
L8: Component (BOTTOM)

Battery Charger/Selector

BQ25710ARSNR 44

20V_VINT_JN 19V_DCRATOUT_BT+

System DC/DC 5V

TPS51395RJR 45

System DC/DC 3D3V

TPS51393RJR 45

DC/DC IMVP8

NCP81218MNTXG 46

DC/DC VCCCPUCORE

NCP302045LMNTWG 47

DC/DC VCCGT

NCP302035LMNTWG 48

DC/DC VCCSA

NCP81253MNTBG 50

DC/DC DDR4 VDDQ

TPS51486RJR 51

DC/DC DDR4 VTT

TPS51486RJR 51

DC/DC DDR4 VPP

TPS51486RJR 51

DC/DC 1D05V_SUS

TPS51396RJR 52

DC/DC 1D8V_SUS


RT5797ALGQW 53


Block Diagram

Block Diagram

Size A2 Document Number ARES-2 Rev 1

Date: Thursday, August 08, 2020 Sheet 2 of 108














TABLE
CFG3: MSR Privacy Bit Feature
1: MSR (C80h) bit[0] setting
0: MSR (C80h) bit[0] overridden
CFG4: eDP Enable
1: Disabled
0: Enabled
CFG9: SVID Bus Communication
1: Enabled
0: Disabled
CFG14: PEG60 Lane Reversal
1: Normal
0: Reversed

46	VCCCORE_SENSE	<<<—
46	VSSCORE_SENSE	<<<—
46	SVID_ALERT_CPU_N	<<<—
46	SVID_CLK_CPU	<<<—
46	SVID_DATA_CPU	<<>>—



LAR-2

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (VCCIN/VID)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020	Sheet 7	of 106



LAR-2

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CPU (RSVD)			
Size A4	Document Number ARES-2		Rev 1
Date: Thursday, August 06, 2020	Sheet 9	of 106	



Main Func = CPU

VCORE

ICL_U42

U42
IccMax current-10ms max = 70 A

22uF	PCS	Cap
U42	15	330uF*1











Figure 4-8. WHL U DDR4 x16 Devices Memory Down $V_{\text{REF-CB}}$ Overview




SDP & DDP SETTING

R1212~R1215:
DDR: 340 ohm (64 34005 601)

DDP: 240 ohm (64.24005.6DL)
SDP: 0 ohm (63.R0034.1DL)




3D: 0.00 nm (03.X0034.1D)

M_A_BG1_E2_1 R1212 DDR4



DDP x16 and SDP x16 Compatible Layout


- ▶ Alternate two layout, risk of VSS offset increases a little




teknisi-indonesia.com

SDP and DDP BOM Control Table									
		SDP#16 16Gb				DDP#16 32Gb			
		SM30N76568AA Samsung K4A4G40EWA-BCTD		TBD SK Hynix TBD		TBD Micron TBD		SM30N76569AA Samsung K4A4G40EWA-BCTD	
ODM#_CTRL	R1212	OR	OR	OR	240R 1%	240R 1%	240R 1%	240R 1%	240R 1%
	R1213	OR	OR	OR	240R 1%	240R 1%	240R 1%	240R 1%	240R 1%
	R1214	OR	OR	OR	240R 1%	240R 1%	240R 1%	240R 1%	240R 1%
	R1215	OR	OR	OR	240R 1%	240R 1%	240R 1%	240R 1%	240R 1%
SDP	R1221	ASM	ASM	ASM	DY	DY	DY	DY	DY
DDP	R1220	DY	DY	DY	ASM	ASM	ASM	ASM	ASM
	R1224	DY	DY	DY	ASM	ASM	ASM	ASM	ASM


VDDQ/VDD 1uF x16




VPP 1uF x8




VTT 1uF x8




VDDQ/VDD 10uF x5




VPP 10uF x2



VTE 10:5:2





LAR-2

<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title DDR (RSVD) (DDR4-CHA1)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 14 of 106


16,25,91,99	SPL_SI_CPU	<<<
18,25,99	SPL_WP_CPU	<<<
18,25	SPL_HOLD_CPU	<<<
24	ME_UNLOCK	<<<
21,61	CNV_RGL_DT	>>>
18	GPP_C5_ESPI_SEL	<<<
18	GPP_E6_JTAG_ODT	<<<
19	HDA_SDOUT_CPU	<<<
4,71	DK1_TCSS_RX_LSx2	<<<
3,99	DBG_PMODE	<<<
4	TBT_LSx3_VCC_CONFIG	<<<
4	TBT_LSx1_VCC_CONFIG	<<<

GPIO	GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	ME_UNLOCK (GPP_R2)	CNVI debug MODES (GPP_F2)
Schematic							
High	Disable	Disable	Enable	3.3VZ CLK FROM DIRECT CRYSTAL (DEFAULT)	Disable	OVERIDEN	INTEGRATED CNVI DISABLE
Low	Enable =default=	Enable	Disable	3.3VZ CLK FROM DIRECT CRYSTAL (DEFAULT)	Enable	SECURITY MEASURES NOT OVERIDEN	INTEGRATED CNVI ENABLE
GPIO	TBT LSX VCCIO conf.#0	TBT LSX VCCIO conf.#1	TBT LSX VCCIO conf.#2	TBT LSX VCCIO conf.#3	A0	0	
Schematic							
High	3.3	3.3	3.3	3.3	Disable	PRETESTMODE ENABLED	
Low	1.8	1.8	1.8	1.8	Enable	PRETESTMODE ENABLED	

Original Ref.

GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	ME_UNLOCK	M.2 CNVI MODES	TBT LSX #0	
ESPI OR EC LESS HIGH: ESPI IS DISABLED LOW: ESPI SELECTED WEAK INTERNAL PD 20K	BOOT HALT HIGH - DISABLED LOW- ENABLED NO INTERNAL PUPD	JTAG ODT DISABLE LOW: JTAG ODT DISABLED HIGH: JTAG ODT ENABLED NO INTERNAL PUPD	CPUNSSC CLOCK FREQ HIGH: 15.2MHz CLK FROM DIVIDER (DERIVED FROM 38.4MHz CRYSTAL) LOW: 38.4MHz CLK FROM DIRECT CRYSTAL (DEFAULT) WEAK INTERNAL PD 20K	CONSENT STRAP HIGH: DISABLED LOW: ENABLED NO INTERNAL PUPD	FLASH DESORPTOR FOR SECURITY OVERRIDE HIGH: OVERIDEN LOW: SECURITY MEASURES NOT OVERIDEN WEAK INTERNAL PD 20K	M.2 CNVI MODES LOW=> INTEGRATED CNVI ENABLE HIGH=> INTEGRATED CNVI DISABLE NO INTERNAL PUPD	TBT LSX #0 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	D
TBT LSX #1	TBT LSX #2	TBT LSX #3	A0	GPP_E10	GPP_E11	GPP_H0	GPP_H1	GPP_H2
TBT LSX #1 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	TBT LSX #2 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	TBT LSX #3 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	A0 PERSONALITY STRAP HIGH: DISABLED LOW: ENABLED NO INTERNAL PUPD					

LAR-2



PCIe Configuration	
Pair	Device
1	NC
2	NC
3	NC
4	NC
5	Media Card Reader
6	NC
7	NC
8	GbE PHY
9	NC
10	NC
11	NC
12	NC
13	NC
14	NC
15	NC
16	NC

USB3.1 Configuration	
Pair	Device
1	USB3 Type-A Port3 (AOU)
2	USB3 Type-A Port4
3	NC
4	NC
5	NC
6	NC

USB2.0 Configuration	
Pair	Device
1	USB3 Type-C Port1 (CS18 Docking)
2	USB3 Type-C Port2
3	USB3 Type-A Port3 (AOU)
4	USB3 Type-A Port4
5	RGB/IR Hybrid Camera
6	Fingerprint
7	Smart Card Reader
8	Touch Screen
9	World Facing Camera
10	Bluetooth (CNVI)

USB TYPE-A /USB4





USB TYPE-A(AOU) /USB3

M.2 PCIE SSD

GBE LAN

PCIe WLAN

Media Card Reader



CNVI BT

World Facing Camera

Touch Panel

Smart Card Reader

Finger Print


RGB & IR Camera

USB TYPEA /USB4

USB TYPE-A (AOU)/USB3

USB TYPEC

USB TYPEC(CS18 Docking)/DK1



LAR-2


緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (PCIE/SATA/USB)

Size A3 Document Number ARES-2 Rev 1

Date: Thursday, August 06, 2020 Sheet 16 of 106








PCH strap pin: **SPKR**

	TOP SWAP OVERRIDE
HDA_SPKR	<p>★ High = TOP SWAP ENABLED</p> <p>Low = DISABLED (WEAK INTERNAL PD)</p>


The internal pull-up






LAR-2

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
CPU (CSI/EMMC/CNVi)					
Size A4		Document Number			Rev 1
Date: Thursday, August 06, 2020		Sheet 21 of 106			





PH/PL 100R at VR side.







VCCGPPR
3.3V or 1.8V


PH Same as SPI Programming Guide for details




Close to pin DD37




teknisi-indonesia.com






Main Func = SPI Flash




Main Func = RTC




www.teknisi-indonesia.com

Thermal Sensor

Sensor	Target
U2601	SSD
U2603	DIMM
Q2601	CPU
Q2602	Charger




CPU backside or inside the socket
CPU TEMP:
H_THERMID and H_THERMOC routing 10mil trace width
and spacing. Locate Capacity near Thermal diode.








Alert# T1_CTRN Pull-up Resistor v.s. Alert temperature (°C)

Alert#	T1_CTRN	82K21	2.0K	7.5K	10.5K	14.0K	18.7K
1	75	2.0K	7.5K	10.5K	14.0K	18.7K	
2	90	2.0K	7.5K	10.5K	14.0K	18.7K	
3	100	2.0K	7.5K	10.5K	14.0K	18.7K	
4	105	2.0K	7.5K	10.5K	14.0K	18.7K	
5	110	2.0K	7.5K	10.5K	14.0K	18.7K	










Alert# point hardware power-on setting
The default value could be set after power up 100ms
by different pull-up resistor of Alert# pin:

PULL-UP RESISTOR	TEMPERATURE (°C)
2KΩ	75
7.5KΩ	90
10.5KΩ	100
14KΩ	105
18.7KΩ	110




PURE_HW_SHUTDOWN logic table



signal name	Sys. Temp < Ref. Temp	Sys. Temp > Ref. Temp
RT_COMP_OUT	High	Low
PURE_HW_SHUTDOWN	High	Low



Main Func = Audio




Main Func = AUDIO



LAR-2

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
AUDIO (SPEAKER)			
Size	Document Number		Rev
A4	ARES-2		1
Date:	Thursday, August 06, 2020	Sheet	29 of 106


Main Func = Audio








AUDIO JACK SENSE
CLOSE TO CODEC
6-10 mil trace recommend

HGNDA/HGNDB trace width >70mil,
changed to sharp will be better.


Combo Jack



Near AUD1 (AUDIO)




AUDIO JACK SENSE



LAR-2

25MHz (X3101)		
TXC	7R25000008	082.30005.0931
HARMONY	X2V025000DC1H-HU	082.30005.0A81



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size A3	Document Number ARES-2	Rev 1
------------	----------------------------------	-----------------

Date: Thursday, August 06, 2020 Sheet 31 of 106

BLANK

LAR-2

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>LAN (RSVD)</div>		
Size <div>A4</div>	Document Number <div>ARES-2</div>	Rev <div>1</div>
Date: Thursday, August 06, 2020		Sheet 32 of 106



BLANK

LAR-2



<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>USB (RSVD)</div>		
Size <div>A4</div>	Document Number <div>ARES-2</div>	Rev <div>1</div>
Date: Thursday, August 06, 2020		Sheet 34 of 106

Main Func = USB Charger

For USB3.0 System Port3 (For AOU)



For USB3.0 System Port4





Continous Current Limit 1.5A

TABLE of USB 3.0 port: U3502

	Vendor	Vendor P/N	Wistron P/N
1st	GMT	G517F1T12U	074.51712.009F
2nd	SILERGY	SY6288C20AAC	074.06288.007B

LAR-2

Main Func = USB3.0 Port4



BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title USB (RSVD)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 37 of 106

BLANK

www.teknisi-indonesia.com

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title USB (RSVD)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 38 of 106

BLANK

LAR-2

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
SEQUENCE (RSVD)

Size A4	Document Number ARES-2	Rev 1
------------	----------------------------------	-----------------



Date: Thursday, August 06, 2020	Sheet 39 of 106
---------------------------------	-----------------

RUN Power

For Deep Sx Configured System
(Support Energy Star 7.0)


3D3V_SUS 3D3V_SUS Consumption
Peak current x.A

3D3V_LAN_SS 3D3V_LAN_SS Consumption
Peak current x.A




11, 11





6A/8da (on) : 4.5mOhm/Tr:7-20us



6A/8da (on) : 4.5mOhm/Tr:7-20us



Power Sequence / Pull High PWRGD




For PWR_VDDQ_EN RC delay
Layout Note: Place Close to PU0101

BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title SEQUENCE (RSVD)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 41 of 106


Main Func = ADT Input




LAR-2

緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.			
Title INT IO (DC-IN)			
Size A2	Document Number	ARES-2	Rev 1
Date	Thursday, August 06, 2020	Sheet 42	of 108

Main Func = M-BAT Input
Main Func = BAT Reset



LAR-2




	V ₁ (LDO)	PM4423
500mA	1.2V	402K
1.0A	1.4V	332K
1.5A	1.6V	280K
2.0A	1.8V	237K
3.0A	2.2V	174K
3.25A	2.3V	162K

Inductor	R(IADP)	Fsw at POR
1.0uH	93K ohm	1200KHz
1.5uH	110K ohm	800KHz
2.2uH	137K ohm	800KHz
3.3uH	169K ohm	800KHz

Reserve for Power test

# of CELL	VCELL_PRES	PD04213
1=CELL	1.5V	301K
2=CELL	2.5V	140K
3=CELL	3.5V	71.5K
4=CELL	4.5V	33.2K

OFFPAGE-GAP



OFFPAGE
Check PIC-EE

3,24,44,73 PROCHOT_CPU_N << PROCHOT_CPU_N

7 SVID_CLK_CPU >> SVID_CLK_CPU
7 SVID_DATA_CPU >> SVID_DATA_CPU
7 SVID_ALERT_CPU_N >> SVID_ALERT_CPU_N


PR4603 OR0402-PAD-1-GP
40 VCORE_EN >> PWR_VCORE_VR_EN
PR4602 OR0402-PAD-1-GP
40 VCORE_READY << PWR_VCORE_VR_READY

7 VSSCORE_SENSE >> VSSCORE_SENSE
7 VCCCORE_SENSE >> VCCCORE_SENSE

44 CHGR_PSYS_MVP << CHGR_PSYS_MVP

1005V_VCCST
PC4601 GAP-CLOSE-PWR-3-GP
PWR_VCORE_VCCST

Reserve for Power test




teknisi-indonesia.com

2K / 0603 Size


2K / 0603 Size

緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 321, Taiwan, R.O.C.	
File	RT3613EE_VCORE(1/2)
Size	Document Number
Custom	ARES-2
Date	Thursday, August 06, 2020
Sheet	48 of 106
Rev	1




BLANK

LAR-2


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title POWER (RSVD)			
Size A	Document Number ARES-2		Rev 1
Date: Thursday, August 06, 2020		Sheet 48 of	106

BLANK



LAR-2

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title POWER (RSVD)			
Size A	Document Number ARES-2		Rev 1
Date: Thursday, August 06, 2020		Sheet 49 of	106


OFFPAGE





OFFPAGE GAP



OFFPAGE



OFFPAGE_GAP



LAR-2

緯創資通 Wistron Corporation

TPSS1486 VDDQ/VTT/VPP


ARES-2

Date: Thursday, August 06, 2009





Page: 51 of 108

BLANK

LAR-2

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>POWER (RSVD)</i>			
Size A	Document Number ARES-2		Rev 1
Date: Thursday, August 06, 2020		Sheet 52 of	106

OFFPAGE



LAR-2

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **RT5797_1D8V**

Size A3	Document Number ARES-2
------------	----------------------------------

RE

Date: Thursday, August 06, 2020

Sheet 53 of 100

BLANK

LAR-2

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **POWER (RSVD)**

Size
A4

Document Number


ARES-2

Rev
1


Date: Thursday, August 06, 2020

Sheet 54 of 106

www.teknisi-indonesia.com

LAR-2			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DISPLAY (CRT/IR Camera)			
Size A3	Document Number ARES-2	Rev 1	
Date:	Thursday, August 06, 2020	Sheet	56 of 106

Main Func HDMI



BLANK

LAR-2

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title DISPLAY		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 58 of 106

BLANK

LAR-2


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <i>DISPLAY</i>		
Size A4	Document Number <i>ARES-2</i>	Rev <i>1</i>
Date: Thursday, August 06, 2020		Sheet 59 of 106


BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>INT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>ARES-2</div>	Rev <div>1</div>
Date: Thursday, August 06, 2020		Sheet 60 of 106

16	BT_USB20_N	《》=
16	BT_USB20_P	《》=






WWAN





BLANK


LAR-2




<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title INT IO (RSVD)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 62 of 106



LAR-2




LAR-2			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LED/BTN/POWER BTN			
Size A4	Document Number ARES-2		Rev 1
Date: Thursday, August 06, 2020	Sheet 64	of 106	




Delete these test point for layout routing



Pin	Signal	Function
AFTP6529	① AFTE14P-GP	PAD_DISABLE
AFTP6521	① AFTE14P-GP	EC_PS2_SDA_TPAD
AFTP6522	① AFTE14P-GP	EC_PS2_SCL_TPAD
AFTP6523	① AFTE14P-GP	PAD_RESET_N
AFTP6524	① AFTE14P-GP	3D3V_S0_CP_R
AFTP6525	① AFTE14P-GP	CPU_SMB_SDA_TP
AFTP6526	① AFTE14P-GP	TP_SMB_SCL_TPAD
AFTP6527	① AFTE14P-GP	TP_SMB_SDA_TPAD
AFTP6531	① AFTE14P-GP	CPU_SMB_SCL_TP
AFTP6528	① AFTE14P-GP	








INT for ANGLE




Default camera direction is, LED on the right side of Lens/CMOS.

Pin4 supply = High : Normal image (default, and if this pin not be connected = normal image)


Pin4 supply = Low : Upside down image (means if we can rotate camera module 180 degree = LED on left side, use this mode)






Pin1 need place at "Upper Right Corner"

LID_CLOSE_N : NB Lid function
SENSOR_LID_OPEN#: Tablet detect function




LAR-2

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
SENSOR (HALL-SENSOR)			
Size A4	Document Number ARES-2		Rev 1
Date: Thursday, August 06, 2020		Sheet 67 of 106	


Main Func = Debug



eSPI Debug Port



Sensors Debug Hooks




#543016

Table 31-3. 18-pin ZIF Connector Pinout

Pin	Pin function	Description
1	ISH_I2C0_SCL	Clock line for the I2C0
2	ISH_I2C0_SDA	Data line for the I2C0
3	ISH_I2C1_SCL	Clock line for the I2C1
4	ISH_I2C1_SDA	Data line for the I2C1
5	GND	System Ground
6	GPIOs (1)	Connect here one of the GPIOs in use
7	GPIOs (1)	Connect here one of the GPIOs in use
8	GPIOs (1)	Connect here one of the GPIOs in use
9	GPIOs (1)	Connect here one of the GPIOs in use
10	GND	System Ground
11	Reserved by Intel	Do not use
12	Reserved by Intel	Do not use
13	Reserved by Intel	Do not use
14	Reserved by Intel	Do not use
15	Reserved by Intel	Do not use
16	Reserved by Intel	Do not use
17	GND	System Ground
18	Vio	Sensors Reference Voltage

www.teknisi-indonesia.com



LAR-2

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
DEBUG (eSPI DEBUG)

Size A4 Document Number
ARES-2

Rev
1

Date: Thursday, August 06, 2020 Sheet 68 of 106

BLANK

LAR-2

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **SENSOR (RSVD)**

Size
A4




Document Number


ARES-2

Rev
1

Date: Thursday, August 06, 2020

Sheet 69 of 106





A₀, A₁ and A₂: The Address pins accept the device address. These pins have on-chip pull-down resistors.

Device Addressing

The Master initiates data transfer by creating a START condition on the bus. The Master then broadcasts an 8-bit serial Slave address. The first 4 bits of the Slave address are set to 1010, for normal Read/Write operations (Figure 3). The next 3 bits, A₂, A₁ and A₀, select one of 8 possible Slave devices. The last bit, R/W, specifies whether a Read (1) or Write (0) operation is to be performed.









Figure 3. Slave Address Bits









I2C1	Master: EC	TBTTB PORT	0x24
	Slave: PD	TBTTB PORT	0x20
I2C2	Master: PMC	TBTTB PORT	T.B.D.
	Slave: PD	TBTTB PORT	T.B.D.
I2C3	Master: PD	TBTTB PORT	T.B.D.
	Slave: RT	TBTTB PORT	T.B.D.





The VBIAS pin requires a minimum 35-VDC rated capacitor, and a 50-VDC rated capacitor is recommended.





BLANK

www.teknisi-indonesia.com

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title GPU (RSVD)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 76 of 106

BLANK

LAR-2

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
GPU (RSVD)

Size
A4

Document Number

ARES-2

Rev
1

Date: Thursday, August 06, 2020

Sheet 77 of 106

BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title GPU (RSVD)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 78 of 106

BLANK

LAR-2

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (RSVD)

Size
A4

Document Number

ARES-2

Rev
1

Date: Thursday, August 06, 2020

Sheet 79 of 106

BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title GPU (RSVD)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 80 of 106

BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title GPU (RSVD)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 81 of 106

BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title GPU (RSVD)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 82 of 106

BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title GPU (RSVD)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 83 of 106

5

4

3

2

1

D

D

C

C

B

B

A

A

www.teknisi-indonesia.com

BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title GPU (RSVD)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 84 of 106

BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>ARES-2</div>	Rev <div>1</div>
Date: Thursday, August 06, 2020		Sheet 85 of 106

BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>ARES-2</div>	Rev <div>1</div>
Date: Thursday, August 06, 2020		Sheet 86 of 106

BLANK

LAR-2


<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>ARES-2</div>	Rev <div>1</div>
Date: Thursday, August 06, 2020		Sheet 87 of 106

BLANK


LAR-2

<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>ARES-2</div>	Rev <div>1</div>
Date: Thursday, August 06, 2020		Sheet 88 of 106

EMI Spring




Screw Pad




RF CAPs


Stand Off



Test Point




EMI CAPs




BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>INT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>ARES-2</div>	Rev <div>1</div>
Date: Thursday, August 06, 2020		Sheet 90 of 106







LAR-2

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title **INT IO (FINGERPRINT)**

Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020	Sheet 92 of 106	



LAR-2

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
EXT IO (ACTIVE PEN)			
Size A4	Document Number ARES-2		Rev 1
Date: Thursday, August 06, 2020		Sheet 93 of 106	



LAR-2

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			EXT IO (SMART CARD)	
Size	Document Number		Rev	
A4	ARES-2		1	
Date:	Thursday, August 06, 2020		Sheet	94 of 106

BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>EXT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>ARES-2</div>	Rev <div>1</div>
Date: Thursday, August 06, 2020		Sheet 95 of 106

BLANK

LAR-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title COMMERCIAL (RSVD)		
Size A4	Document Number ARES-2	Rev 1
Date: Thursday, August 06, 2020		Sheet 96 of 106

D

C

B

A

LAR-2

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
COMMERCIAL (RSVD)


Size A4	Document Number ARES-2	Rev 1
------------	----------------------------------	-----------------

Date: Thursday, August 06, 2020 Sheet 97 of 106

BLANK

5 4 3 2 1

5 4 3 2 1



5 4 3 2 1

D

C

B


A

LAR-2


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
COMMERCIAL (RSVD)		
Size	Document Number	Rev
A4	ARES-2	1
Date: Thursday, August 06, 2020		Sheet 98 of 106

5 4 3 2 1

Main Func = Debug



APS Connector



MIPI60 Connector

Delete MiPi60 CONN for layout space

MIPI60 Test Point

- | | | |
|--------|---|-------------------|
| TP9901 | 1 | PROC_TCK |
| TP9902 | 1 | PROC_TDI |
| TP9903 | 1 | DBG_PMODE |
| TP9904 | 1 | PROC_TRST_N |
| TP9905 | 1 | PROC_PRDY_N |
| TP9906 | 1 | SPI_WP_CPU |
| TP9907 | 1 | CFG3 |
| TP9908 | 1 | PCH_JTAG_TCK |
| TP9909 | 1 | PROC_TMS |
| TP9910 | 1 | PROC_TDO |
| TP9911 | 1 | XDP_DBRESET_N |
| TP9912 | 1 | PROC_PREQ_N |
| TP9913 | 1 | SPI_SI_CPU |
| TP9914 | 1 | CPU_EAR |
| TP9915 | 1 | PM_PWRBTN_N |
| TP9916 | 1 | RSMRST_KBC_CONN_N |
| TP9920 | 1 | MIPI60_CONN |

LAR-2

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

DEBUG (APS)

Size

Document Number

Rev

A4

ARES-2


1

Date

Thursday, August 06, 2020

Sheet 99 of 106

5					4					3					2					1																																																																																																																																																					
D																																																																																																																																																																									
C																																																																																																																																																																									
B																																																																																																																																																																									
A																																																																																																																																																																									
www.teknisi-indonesia.com																																																																																																																																																																									
<table border="1"><tr><td colspan="25">Title</td></tr><tr><td colspan="25"><Title></td></tr><tr><td colspan="5">Size</td><td colspan="20">Document Number</td><td colspan="5">Rev</td></tr><tr><td colspan="5">A</td><td colspan="20">ARES-2</td><td colspan="5">1</td></tr><tr><td colspan="5">Date:</td><td colspan="10">Thursday, August 06, 2020</td><td colspan="5">Sheet</td><td colspan="5">101</td><td colspan="5">of</td><td colspan="5">106</td></tr></table>																									Title																									<Title>																									Size					Document Number																				Rev					A					ARES-2																				1					Date:					Thursday, August 06, 2020										Sheet					101					of					106				
Title																																																																																																																																																																									
<Title>																																																																																																																																																																									
Size					Document Number																				Rev																																																																																																																																																
A					ARES-2																				1																																																																																																																																																
Date:					Thursday, August 06, 2020										Sheet					101					of					106																																																																																																																																											
5					4					3					2					1																																																																																																																																																					





Wistron Corporation
22F, No. 2, Sec. 1, Wenhua 1st Rd., Shaoxing,
Zhejiang Province, P.R. China

Power Sequence


ARES-2

POWER BLOCK DIAGRAM





LAR-2

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title SMB Block Diagram			
Size A4	Document Number ARES-2		Rev 1
Date: Thursday, August 06, 2020		Sheet 104 of	106

